16-Bit, 250 kSPS, 8-Channel, Isolated Data Acquisition System

System Performance Figure 4 shows a plot of the ADC code occurrences for 10, 000 samples (1 sec at 1 kSPS) when CH0 through CH7 are shorted to GND on the terminal block of the evaluation board. Note that 95% of the codes fall within 4 LSBs, and the peak-to-peak spread is approximately 7 LSBs. The sampling rate 250 kSPS is controlled by the system demonstration platform ( EVAL-SDP-CB1Z ), and the digital signal processing including the signal windowing and FFT is calculated on a PC by the CN-0254 evaluation software. . .

Comments

Post a Comment

Popular posts from this blog

HIGH PASS ACTIVE FILTER COLLECTION

Image
This is a collection of inverting and non-inverting active high pass filter circuits.  I included one, two three, four and six pole filter circuits.  You can change the component value ratios shown to achieve any frequency cut-off you may need. The circuit does not specify an operational Amplifier.  The circuits should be used to select the needed resistor and capacitor components for a particular frequency knee and  slope.
Read more

60Hz Notch Filter

Image
High input impedance Amplifiers are ideal for buffering high impedance networks. Here a twin-T notch filter is shown to reject 60Hz signal content by more the 60dB. Small size, low valued capacitors can be used at such a low frequency with high valued resistors when using a CMOS op Amp… 
Read more